Your browser does not support JavaScript!
http://iet.metastore.ingenta.com
1887

SC and pass transistor combined circuits

SC and pass transistor combined circuits

For access to this article, please select a purchase option:

Buy article PDF
£12.50
(plus tax if applicable)
Add to cart
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)
Add to cart

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
Electronics Letters — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

© The Institution of Electrical Engineers
Published

The pass-transistor structure provides a powerful tool for the implementation of binary and multiple-valued logic (MVL). Circuit realisation of any general MVL function using literals, MAX and MIN is easy. However, the resulting circuits have certain limitations. A combination of pass transistors (PT) with switched-capacitor (SC) circuits is shown to provide useful improvements.

Inspec keywords: switched capacitor networks; many-valued logics; logic circuits; logic design

Other keywords: combined SC/pass transistor circuits; pass-transistor structure; multiple-valued logic; MVL function

Subjects: Logic circuits; Formal logic; Logic design methods; Time varying and switched networks; Logic and switching circuits

References

    1. 1)
      • Ishizuka, O.: `Synthesis of a pass-transistor network applied to multivalued logic', IEEE, 16th Int. Symp. MVL, May 1968, Blacksburg, Virginia, USA, p. 51–57.
    2. 2)
      • Current, K.W., Mangin, J.L., Haley, S.B.: `Characteristics of integrated CMOS quaternary logic encoder-decoder interface circuits', IEEE, Symp. Circuits and Systems, May 1984, Montreal, Canada, 2, p. 911–914.
    3. 3)
      • Ho, H.L.: `Switched-capacitor circuits in the implementation of multiple-valued logic', October 1989, MASc Thesis, University of Toronto, Department of Electrical Engineering.
    4. 4)
      • Watanabe, T., Kumatsumoto, M., Nagara, S.: `Design of quaternary switching circuits using individual MOS pass-transistors and capacitor memory', IEEE, 16th Int. Symp. MVL, May 1986, Blacksburg, Virginia, USA, p. 26–32.
    5. 5)
      • Zukeran, C., Afuso, C., Kameyama, M., Higuchi, T.: `Design of new low-power quaternary CMOS circuits multiple ion implants', IEEE, 15th Int. Symp. MVL, May 1985, Kingston, Ont., Canada, p. 84–90.
http://iet.metastore.ingenta.com/content/journals/10.1049/el_19900502
Loading

Related content

content/journals/10.1049/el_19900502
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
Print this page
This is a required field
Please enter a valid email address