Your browser does not support JavaScript!
http://iet.metastore.ingenta.com
1887

Intel 87C51 and 512 kB CMOS sequential RWM

Intel 87C51 and 512 kB CMOS sequential RWM

For access to this article, please select a purchase option:

Buy article PDF
£12.50
(plus tax if applicable)
Add to cart
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)
Add to cart

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
Electronics Letters — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

© The Institution of Electrical Engineers
Published

Connecting a large block of data memory to a single-chip microcontroller is usually solved by implementing the paging technique: enabling memory pages by the proper number of port lines. The circuitry described in this letter uses a rather different method of addressing, provided the data are accessed mostly sequentially.

Inspec keywords: CMOS integrated circuits; semiconductor storage

Other keywords: data memory; port lines; memory pages; 512 kB; addressing; single-chip microcontroller

Subjects: Memory circuits; Semiconductor storage; CMOS integrated circuits

References

    1. 1)
      • Intel: Microcontroller Handbook, MCS51 Data Sheet Sheet.
http://iet.metastore.ingenta.com/content/journals/10.1049/el_19890985
Loading

Related content

content/journals/10.1049/el_19890985
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
Print this page
This is a required field
Please enter a valid email address