Connecting a large block of data memory to a single-chip microcontroller is usually solved by implementing the paging technique: enabling memory pages by the proper number of port lines. The circuitry described in this letter uses a rather different method of addressing, provided the data are accessed mostly sequentially.