Your browser does not support JavaScript!
http://iet.metastore.ingenta.com
1887

Acquisition problem of class of second-order digital phase-locked loops

Acquisition problem of class of second-order digital phase-locked loops

For access to this article, please select a purchase option:

Buy article PDF
£12.50
(plus tax if applicable)
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
Electronics Letters — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

Analysing the acquisition characteristics of a ZC1-DPLL by a new technique, the letter presents computer simulation results showing the variation of frequency acquisition ranges of the loop with different loop design parameters. The results obtained modify the existing understanding on the problem towards a realistic direction.

References

    1. 1)
      • H.C. Osborne . Stability analysis of an Nth power digital phase-locked loop—Part II: second-and third-order DPLLs. IEEE Trans. , 1355 - 1364
    2. 2)
      • W.C. Lindsey , C.M. Chie . A survey of digital phase-locked loops. Proc. IEEE , 410 - 431
http://iet.metastore.ingenta.com/content/journals/10.1049/el_19890377
Loading

Related content

content/journals/10.1049/el_19890377
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address