Novel content addressable memory

Access Full Text

Novel content addressable memory

For access to this article, please select a purchase option:

Buy article PDF
£12.50
(plus tax if applicable)
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
Electronics Letters — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

The design and performance of a content addressable memory (CAM) LSI using a newly developed cell circuit is presented. The LSI has all the functions necessary to implement a high-speed data searching system and is fabricated using a 3 μm CMOS double-metallisation process. A cycle time of 60 ns with the basic associative operation taking 20 ns has been measured.

Inspec keywords: content-addressable storage; integrated memory circuits; large scale integration; CMOS integrated circuits

Other keywords: CMOS double-metallisation process; high-speed data searching system; 3 micron; parallel processing; cycle time; 60 ns; associative operation; LSI; CAM; content addressable memory; 20 ns; cell circuit

Subjects: CMOS integrated circuits; Memory circuits; Semiconductor storage

References

    1. 1)
      • S.R. Jones , R.M. Lea , G. Saucier , J. Trilhe . (1986) Content addressable memories for WSI associative string processor (WASP) devices, Wafer scale integration.
http://iet.metastore.ingenta.com/content/journals/10.1049/el_19890359
Loading

Related content

content/journals/10.1049/el_19890359
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading