http://iet.metastore.ingenta.com
1887

Parallel processing for Viterbi algorithm

Parallel processing for Viterbi algorithm

For access to this article, please select a purchase option:

Buy article PDF
$19.95
(plus tax if applicable)
Buy Knowledge Pack
10 articles for $120.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
Electronics Letters — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

Dual-dimensional parallelisation for the Viterbi algorithm is exploited. That is, parallelisation of the decoding procedures within each stage of the trellis and parallelisation of the decoding procedures are expanded to consecutive stages without excessive path memories. Since an arbitrary number of stages can be parallelised, the trade-off between computation speed and degree of integration can be adjusted as required.

References

    1. 1)
      • A.J. Viterbi , J.K. Omura . (1979) , Principles of digital communication and coding.
    2. 2)
      • P.G. Gulak , E. Shwedyk . VLSI structures for Viterbi receivers: Part I—General theory and applications. IEEE J. Select. Areas Commun.
    3. 3)
      • Chang, C.Y., Yao, K.: `Viterbi decoding by systolic array', Proc. Twenty-Third Annu. Allerton Conf. Commun., Cont. Comput., 2–4 October 1985, Monticello , Allerton House, p. 430–439, IL.
    4. 4)
      • I.S. Reed , T.K. Truong , J.M. Jensen , I.S. Hsu . The VLSI design of an error-trellis syndrome decoder for certain convolutional codes. IEEE Trans. , 742 - 754
    5. 5)
      • P.G. Gulak , T. Kailath . Locally connected VLSI architectures for the Viterbi algorithm. IEEE J. Select. Areas Commun. , 527 - 537
    6. 6)
      • E. Horowitz , S. Sahni . (1978) , Fundamentals of computer algorithms.
    7. 7)
      • S.Y. Kung . (1988) , VLSI array processors.
    8. 8)
      • C. Mead , L. Conway , C. Seitz . (1980) , Introduction to VLSI systems.
http://iet.metastore.ingenta.com/content/journals/10.1049/el_19880745
Loading

Related content

content/journals/10.1049/el_19880745
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address