Your browser does not support JavaScript!
http://iet.metastore.ingenta.com
1887

Performance of crossbar interconnection networks in presence of ‘hot spots’

Performance of crossbar interconnection networks in presence of ‘hot spots’

For access to this article, please select a purchase option:

Buy article PDF
£12.50
(plus tax if applicable)
Add to cart
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)
Add to cart

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
Electronics Letters — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

© The Institution of Electrical Engineers
Published
Errata or comment

In the letter we present an interference analysis of an N × N crossbar for a tightly coupled multiprocessor in the presence of ‘hot spot’ traffic conditions. The analysis shows that this hot spot traffic model includes the uniform traffic model as a special case and that the crossbar network compared to multistage networks is less affected by this nonuniformity of memory reference patterns.

Inspec keywords: interference (signal); multiprocessor interconnection networks; performance evaluation; switching theory

Other keywords: crossbar interconnection networks; uniform traffic model; traffic model; hot spot traffic conditions; interference analysis; memory reference patterns; tightly coupled multiprocessor

Subjects: Switching theory; Computer architecture; Multiprocessing systems

References

    1. 1)
      • M.A. Franlin . VLSI performance comparison of banyan and crossbar communication networks. IEEE Trans. , 283 - 291
    2. 2)
      • M.A. Marsan , G. Balbo , G. Conte . (1986) , Performance models of multiprocessor systems.
    3. 3)
      • H.J. Siegel . (1985) , Interconnection networks for large-scale parallel processing: theory and case studies.
    4. 4)
      • Thomas, R.H.: `Behavior of the butterfly parallel processor in the presence of memory hot spots', Proceedings of the 1986 International Conference on Parallel Processing, 1986, IEEE Computer Society Press, p. 46–50.
    5. 5)
      • C.L. Wu , T.Y. Fehg . (1984) , Interconnection networks for parallel and distributed processing.
    6. 6)
      • J.H. Patel . Performance of processor-memory interconnection networks for multiprocessors. IEEE Trans. , 771 - 780
    7. 7)
      • G.F. Pfister , V.A. Norton . “Hot spot” contention and combining in multistage interconnection networks. IEEE Trans. , 943 - 948
    8. 8)
      • L.N. Bhuyan . An analysis of processor-memory interconnection networks. IEEE Trans. , 279 - 283
    9. 9)
      • B. Smilauer . General model for memory interference in multiprocessors and mean value analysis. IEEE Trans. , 744 - 751
http://iet.metastore.ingenta.com/content/journals/10.1049/el_19880121
Loading

Related content

content/journals/10.1049/el_19880121
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
Comment
A comment has been published for this article:
Comment: Performance of crossbar interconnection networks in the presence of ‘hot spots’
Print this page
This is a required field
Please enter a valid email address