Low-level vision on a linear multicomputer array

Access Full Text

Low-level vision on a linear multicomputer array

For access to this article, please select a purchase option:

Buy article PDF
£12.50
(plus tax if applicable)
Add to cart
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)
Add to cart

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
Electronics Letters — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

© The Institution of Electrical Engineers
Published

Efficient execution of low-level vision in a linear multicomputer array is discussed. A relationship between the number of computing nodes, kernel size and throughput is established, and applied to the special case of a linear array of transputers.

Inspec keywords: computer vision; computerised picture processing; computer networks; parallel processing

Other keywords: linear array of transputers; throughput; number of computing nodes; computerised image processing; linear multicomputer array; low-level vision; kernel size; IMS T800 transputers; machine vision; parallel processing

Subjects: Computer vision and image processing techniques; Optical information, image and video signal processing; Communications computing; Other computer networks; Pattern recognition

References

    1. 1)
      • P. Marks . Low-level vision using an array processor. Comput. Graphics & Image Process , 281 - 292
    2. 2)
      • C. Guerra . Systolic algorithms for local operations on images. IEEE Trans. , 73 - 77
    3. 3)
      • D. Marr , E.C. Hildreth . Theory of edge detection. Proc. R. Soc. London B , 187 - 217
    4. 4)
      • Inmos Ltd., Bristol, UK, `Transputer reference manual', 1986.
    5. 5)
      • J. Owczarczyk . Parallel processor for real-time analysis of binary images. Electron. Lett. , 1179 - 1181
    6. 6)
      • Livesey, M.J., Owczarczyk, J.: `A parallel architecture for model-based object recognition', Proc. BPRA 4th int. conf. on pattern recognition, March 1988, Cambridge, UK.
http://iet.metastore.ingenta.com/content/journals/10.1049/el_19880044
Loading

Related content

content/journals/10.1049/el_19880044
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading