Your browser does not support JavaScript!
http://iet.metastore.ingenta.com
1887

Analogue circuits for variable-synapse electronic neural networks

Analogue circuits for variable-synapse electronic neural networks

For access to this article, please select a purchase option:

Buy article PDF
£12.50
(plus tax if applicable)
Add to cart
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)
Add to cart

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
Electronics Letters — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

© The Institution of Electrical Engineers
Published

Several techniques are proposed for making possible analogue electronic neural networks with variable synapse strengths. The techniques take advantage of the variability of transistor conductance or transconductance with bias, and use capacitors for temporary storage of the required control voltage.

Inspec keywords: content-addressable storage; learning systems; neural nets; field effect integrated circuits; VLSI

Other keywords: learning systems; VLSI chip; electronic neutral networks; variable synapse strengths; transistor conductance; transconductance; MOS circuits; control voltage; bias; associative memories

Subjects: Other analogue circuits; Other MOS integrated circuits

References

    1. 1)
      • Y. Tsividis , M. Banu , J. Khoury . Continuous-time MOSFET-C filters in VLSI. IEEE Trans. , 125 - 140
    2. 2)
      • J.J. Hopfield , D.W. Tank . Computing with neural circuits: a model. Science , 625 - 633
    3. 3)
      • Y. Tsividis . Self-tuned filters. Electron. Lett. , 406 - 407
    4. 4)
      • Y. Tsividis , A. Czarnul , S.C. Fang . MOS transconductors and integrators with high linearity. Electron. Lett. , 245 - 246
    5. 5)
      • D.A. Hodges , H.G. Jackson . (1983) , Analysis and design of digital integrated circuits.
    6. 6)
      • J. Alspector , R.B. Allen , P. Losbben . (1987) A neuromorphic VLSI learning system, Advanced research in VLSI.
    7. 7)
      • Pennock, J., Frith, P., Barker, R.G.: `CMOS triode transconductor continuous time filters', Proc. custom int. circ. conf., 1986, p. 378–381.
    8. 8)
      • Graf, H.P., Jackel, L.D., Howard, R.E., Straughn, B., Denker, J.S., Hubbard, W., Tennant, D.M., Schwartz, D.: `VLSI implementation of a neural network memory with several hundreds of neurons', Proc. conf. on neural networks for computing, 1986, Snowbird, p. 182–187, UT, Am, Inst. Physics.
    9. 9)
      • A. de La Plaza , P. Morlon . Power supply rejection in differential switched-capacitor filters. IEEE J. Solid-State Circuits , 912 - 918
http://iet.metastore.ingenta.com/content/journals/10.1049/el_19870908
Loading

Related content

content/journals/10.1049/el_19870908
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
Print this page
This is a required field
Please enter a valid email address