Novel CMOS latch with clock hysteresis
A latch circuit is described which tolerates the use of slow and skewed clock signals. The low-complexity circuit has been shown to provide a safe alternative to the use of non-overlapping clocks, and enables the minimisation of clock interconnection and power.