Modular memory model using state-variable approach
A simple time-discrete state-variable model is presented for the modular memory system. The concepts of state and output controllability and observability are used to eliminate the memory interference problems. An analysis of the model using the ergodic Markov chain and the Cayley-Hamilton theorem is provided.