© The Institution of Electrical Engineers
A four quadrant multiplier core using lateral bipolar transistor in CMOS technology has been fabricated, tested and analysed. It has a high precision of linearity (with an error smaller than 2% for inputs over half of the power supply voltages), small offset of a few millivolts at the inputs, a small output offset of about 1.5 mV and a small dissipation.
References
-
-
1)
-
B. Gilbert
.
IEEE J. Solid-State Circuits.
IEEE J. Solid-State Circuits
,
365 -
373
-
2)
-
E.A. Vittoz
.
IEEE J. Solid-State Circuits.
IEEE J. Solid-State Circuits
,
273 -
277
http://iet.metastore.ingenta.com/content/journals/10.1049/el_19850050
Related content
content/journals/10.1049/el_19850050
pub_keyword,iet_inspecKeyword,pub_concept
6
6