Four quadrant multiplier core with lateral bipolar transistor in CMOS technology

Access Full Text

Four quadrant multiplier core with lateral bipolar transistor in CMOS technology

For access to this article, please select a purchase option:

Buy article PDF
£12.50
(plus tax if applicable)
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
Electronics Letters — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

A four quadrant multiplier core using lateral bipolar transistor in CMOS technology has been fabricated, tested and analysed. It has a high precision of linearity (with an error smaller than 2% for inputs over half of the power supply voltages), small offset of a few millivolts at the inputs, a small output offset of about 1.5 mV and a small dissipation.

Inspec keywords: VLSI; CMOS integrated circuits; multiplying circuits; bipolar transistors

Other keywords: four quadrant multiplier core; VLSI; high linearity precision; output offset; small offset; lateral bipolar transistor; CMOS technology; dissipation

Subjects: CMOS integrated circuits; Other analogue circuits

References

    1. 1)
      • B. Gilbert . IEEE J. Solid-State Circuits. IEEE J. Solid-State Circuits , 365 - 373
    2. 2)
      • E.A. Vittoz . IEEE J. Solid-State Circuits. IEEE J. Solid-State Circuits , 273 - 277
http://iet.metastore.ingenta.com/content/journals/10.1049/el_19850050
Loading

Related content

content/journals/10.1049/el_19850050
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading