© The Institution of Electrical Engineers
A versatile integrated bipolar circuit developed for a broadband communication system is described. It consists of a master/slave D-flip-flop with a 2:1 time-division multiplexer at the input and a powerful buffer stage at the output. Despite realisation in a relatively simple bipolar technology, bit rates up to 1.5 Gbit/s (NRZ) were measured.
References
-
-
1)
-
H.M. Rein ,
R.H. Derksen
.
Integrated bipolar 4:1 time-division multiplexer for bit rates up to 3 Gbit/s.
Electron. Lett.
,
546 -
548
-
2)
-
D. Clawin ,
U. Langmann
.
Monolithic multi-gigabit/s silicon decision circuit for applications in fibre-optic communication systems.
Electron. Lett.
,
471 -
472
-
3)
-
W.A. Albrecht
.
Optical digital high-speed transmission: general considerations and experimental results.
IEEE Trans.
,
1535 -
1547
-
4)
-
H.-M. Rein ,
D. Daniel ,
R.H. Derksen ,
U. Langmann ,
B.G. Bosch
.
A time division multiplexer IC for bit rates up to about 2 Gbit/s.
IEEE J. Solid-State Circuits
http://iet.metastore.ingenta.com/content/journals/10.1049/el_19840432
Related content
content/journals/10.1049/el_19840432
pub_keyword,iet_inspecKeyword,pub_concept
6
6