Computer simulation of an oxide walled emitter STL gate

Computer simulation of an oxide walled emitter STL gate

For access to this article, please select a purchase option:

Buy article PDF
(plus tax if applicable)
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Your details
Why are you recommending this title?
Select reason:
Electronics Letters — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

A Schottky transistor logic (STL) gate is studied using computer simulation. The relation between propagation delay time and the spacing between the diffused emitter and the isolation oxide is shown to be such that an optimum spacing exists.


    1. 1)
      • Sloan, B.J.: `STL technology', Intl. Electron Devices Meeting, Digest, December 1979, p. 324–327
    2. 2)
      • Roulston, D.J.: `Discrete and integrated bipolar device analysis using the BIPOLE fast computer program', Proceedings 1980 IEEE Custom Integrated Circuits Conference, May 1980, , p. 2–6
    3. 3)
      • Vlach, M.: `WATAND user's manual version V1.09', UW EE 82-01, Technical report, January 1982
    4. 4)
      • Teene, A.R.: `WATPAC—A computer aided design package for digital integrated circuits', 1981, M.A.Sc. thesis, University of Waterloo, Elect. Eng. Dept.

Related content

This is a required field
Please enter a valid email address