http://iet.metastore.ingenta.com
1887

Fault coverage of pattern-sensitive fault-detection algorithms for semiconductor memories

Fault coverage of pattern-sensitive fault-detection algorithms for semiconductor memories

For access to this article, please select a purchase option:

Buy article PDF
$19.95
(plus tax if applicable)
Buy Knowledge Pack
10 articles for $120.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
Electronics Letters — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

Experimental studies have been made on the fault coverage of pattern-sensitive fault-detection algorithms proposed for semiconductor memories. The experiment is carried out on a microprocessor-based system. A comparative study has been made based on the experimental results.

References

    1. 1)
      • J.P. Hayes . Detection of pattern sensitive faults in random access memories. IEEE Trans. , 150 - 157
    2. 2)
      • J.P. Hayes . Testing memories for single-cell pattern-sensitive faults. IEEE Trans. , 249 - 254
    3. 3)
      • V.P. Srin . API tests for RAM chips. Computer , 32 - 35
    4. 4)
      • D.S. Suk , S.M. Reddy . Test procedure for a class of pattern sensitive faults in semiconductor random access memories. IEEE Trans. , 419 - 429
    5. 5)
      • D.S. Suk , S.M. Reddy . A march test for functional faults in semiconductor random access memories. IEEE Trans. , 982 - 985
    6. 6)
      • Thatte, S.M., Abraham, J.A.: `Testing of semiconductor random access memories', Proc. 7th Annual International Conference on fault tolerant computing, June 1977, IEEE Computer Society, p. 81–87.
    7. 7)
      • Saifuddin, F.T.: `Pattern sensitive fault testing of semiconductor random access memories', , M.S. thesis, University of Cincinnati.
    8. 8)
      • S.C. Seth , K. Narayanaswamy . A graph model for pattern-sensitive faults in random access memories. IEEE Trans. , 973 - 977
http://iet.metastore.ingenta.com/content/journals/10.1049/el_19820653
Loading

Related content

content/journals/10.1049/el_19820653
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address