© The Institution of Electrical Engineers
A novel dynamic ratioless logic called DICMOS is proposed. The main features are low power dissipation and high packing density. No quiescent power is consumed. The realisation of a logic function requires only one MOS transistor per input variable and only one additional pull-up device; e.g. the pull-up element could be implemented as a Schottky-barrier diode, i.e. a simple contact.
References
-
-
1)
-
K.T. Smith ,
T.M. Carter ,
C.E. Hunt
.
Structured logic design of integrated circuits using the storage/logic array.
IEEE J. Solid-Slate Circuits
,
395 -
406
-
2)
-
L. Lau ,
W.M. Penney
.
(1972)
, MOS integrated circuits.
-
3)
-
M.I. Elmasry
.
(1980)
, Digital MOS integrated circuits.
-
4)
-
Raburn, W.D.: `A model for the parasitic SCR in bulk CMOS', IEDM '80 Tech. Digest, p. 252–255.
-
5)
-
Payne, R.S., Grant, W.N., Bertram, W.J.: `Elimination of latch up in bulk CMOS', IEDM '80 Tech. Digest, p. 248–251.
-
6)
-
J.E. Smith
.
(1980)
, Integrated injection logic.
-
7)
-
H. Sibbert ,
B. hoefflinger
.
(1978)
, Dynamische, nicht-lineare schaltungssimulation.
-
8)
-
C. Mead ,
L. Conway ,
C. Seitz
.
(1980)
, Introduction to VLSI systems.
-
9)
-
H. Oguey ,
E. Vittoz
.
Resistance-CMOS circuits.
IEEE J. Solid-Slate Circuits
,
283 -
285
http://iet.metastore.ingenta.com/content/journals/10.1049/el_19820634
Related content
content/journals/10.1049/el_19820634
pub_keyword,iet_inspecKeyword,pub_concept
6
6