Your browser does not support JavaScript!
http://iet.metastore.ingenta.com
1887

DICMOS—novel MOS logic

DICMOS—novel MOS logic

For access to this article, please select a purchase option:

Buy article PDF
£12.50
(plus tax if applicable)
Add to cart
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)
Add to cart

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
Electronics Letters — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

© The Institution of Electrical Engineers
Published

A novel dynamic ratioless logic called DICMOS is proposed. The main features are low power dissipation and high packing density. No quiescent power is consumed. The realisation of a logic function requires only one MOS transistor per input variable and only one additional pull-up device; e.g. the pull-up element could be implemented as a Schottky-barrier diode, i.e. a simple contact.

Inspec keywords: large scale integration; integrated logic circuits; field effect integrated circuits; integrated circuit technology

Other keywords: VLSI; integrated logic circuit; DICMOS; high packing density; diode clocked MOS; low power dissipation; MOS logic; Schottky-barrier diode; pull-up device

Subjects: CMOS integrated circuits; Logic circuits

References

    1. 1)
      • K.T. Smith , T.M. Carter , C.E. Hunt . Structured logic design of integrated circuits using the storage/logic array. IEEE J. Solid-Slate Circuits , 395 - 406
    2. 2)
      • L. Lau , W.M. Penney . (1972) , MOS integrated circuits.
    3. 3)
      • M.I. Elmasry . (1980) , Digital MOS integrated circuits.
    4. 4)
      • Raburn, W.D.: `A model for the parasitic SCR in bulk CMOS', IEDM '80 Tech. Digest, p. 252–255.
    5. 5)
      • Payne, R.S., Grant, W.N., Bertram, W.J.: `Elimination of latch up in bulk CMOS', IEDM '80 Tech. Digest, p. 248–251.
    6. 6)
      • J.E. Smith . (1980) , Integrated injection logic.
    7. 7)
      • H. Sibbert , B. hoefflinger . (1978) , Dynamische, nicht-lineare schaltungssimulation.
    8. 8)
      • C. Mead , L. Conway , C. Seitz . (1980) , Introduction to VLSI systems.
    9. 9)
      • H. Oguey , E. Vittoz . Resistance-CMOS circuits. IEEE J. Solid-Slate Circuits , 283 - 285
http://iet.metastore.ingenta.com/content/journals/10.1049/el_19820634
Loading

Related content

content/journals/10.1049/el_19820634
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
Print this page
This is a required field
Please enter a valid email address