Residue number system error checking using expanded projection

Access Full Text

Residue number system error checking using expanded projection

For access to this article, please select a purchase option:

Buy article PDF
£12.50
(plus tax if applicable)
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
Electronics Letters — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

A new concept called expanded projection is presented that simplifies the process of error detection and location in redundant residue number codes. Expanded projection simplifies the circuit complexity of the error checker, resulting in a structure which is potentially useful for VLSI implementation. It is expected that simplified designs for the error checker will result in more practical applications of residue number arithmetic to achieve fault tolerant performance in special-purpose digital processors.

Inspec keywords: error correction; codes; error detection

Other keywords: error detection; error location; VLSI implementation; redundant residue number codes; special-purpose digital processors; fault tolerant performance; residue number arithmetic; error checking; residue number system; expanded projection

Subjects: Codes

References

    1. 1)
      • A. Baraniecka , G.A. Jullien . Residue number system implementations of number theoretic transforms. IEEE Trans. , 285 - 291
    2. 2)
      • M.H. Etzel , W.K. Jenkins . Redundant residue number systems for error detection and correction in digital filters. IEEE Trans. , 538 - 545
    3. 3)
      • Jenkins, W.K.: `A new approach to the design of an error checker for failure resistant residue number digital processors', Proc. 1982 International Symposium on circuits and systems, May 1982, , p. 369–372.
    4. 4)
      • C.H. Huang , D.G. Peterson , H.E. Rauch , J.W. Teague , D.F. Fraser . Implementation of a fast digital processor using the residue number systems. IEEE Trans. , 1164 - 1169
http://iet.metastore.ingenta.com/content/journals/10.1049/el_19820632
Loading

Related content

content/journals/10.1049/el_19820632
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading