Your browser does not support JavaScript!
http://iet.metastore.ingenta.com
1887

Annealing of Si3N4-capped ion-implanted InP

Annealing of Si3N4-capped ion-implanted InP

For access to this article, please select a purchase option:

Buy article PDF
£12.50
(plus tax if applicable)
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
Electronics Letters — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

CVD-Si3N4 layers have been used to encapsulate Se+-implanted InP during annealing in the range 550°C to 730°C. Annealing at 700°C for about 3 min produced the best electrical properties for a dose of 1×1013 Se+ cm−2, i.e. an electrical activity of 80% and and sheet mobility of 1400 cm2V−1s−1.

References

    1. 1)
      • J.P. Donnelly , C.E. Hurwitz . Ion-implanted n- and p-type layers in InP. Appl. Phys. Lett. , 418 - 420
    2. 2)
      • C.A. Armiento , J.P. Donnelly , S.H. Groves . p-n junction diodes in InP and In1-xGaxAsyP1-y fabricated by beryllium-ion implantation. Appl. Phys. Lett. , 229 - 231
    3. 3)
      • D. Eirug Davies , W.D. Potter , J.P. Lorenzo . Implantation and PH3 ambient annealing of InP. J. Electrochem. Soc. , 1845 - 1848
    4. 4)
      • R.K. Surridge , B.J. Sealy . , The implantation of selenium ions in GaAs at room temperature.
http://iet.metastore.ingenta.com/content/journals/10.1049/el_19810437
Loading

Related content

content/journals/10.1049/el_19810437
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address