Your browser does not support JavaScript!
http://iet.metastore.ingenta.com
1887

Analogue buffer memory for high speed rate conversion

Analogue buffer memory for high speed rate conversion

For access to this article, please select a purchase option:

Buy article PDF
$19.95
(plus tax if applicable)
Buy Knowledge Pack
10 articles for $120.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
Electronics Letters — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

A new sampled data technique is introduced, capable of providing real-time spectral compression of large input bandwidths, while requiring a single sampling operation to be performed at the lower output data rate. The proposed configuration, based on a tapped delay line and CMOS integrated multiplexers, exhibits dual properties for spectral expansion; unique features are the capability of accepting data directly at RF format, with power consumption and switching speed requirements independent of the maximum processed data rate. Sampling rates as high as 25 MHz are demonstrated, requiring only 2.5 MHz tap switching frequency to be performed for a time compression factor of 10.

References

    1. 1)
      • Manes, G.F.: `Experiments on variable delay and time base variation using a programmable s.a.w. device', IEEE Cat. 77CH 1264-ISU, Proceedings of IEEE ultrasonic symposium, 1977, p. 619–622.
    2. 2)
      • Collins, J.D.: `Signal processing with c.c.d. and s.a.w. technologies', 76CH 1120-SU, IEEE ultrasonics symposium, 1976, p. 441–449.
    3. 3)
      • J.B.G. Roberts . Radar Doppler Processing using c.c.d. and s.a.w. devices. Electron. Lett. , 22 , 525 - 526
    4. 4)
      • Poche, M.D.: `C.c.d. architectures for high speed transient recording', Proc. IEEE Int. solid state conference, 1979, p. 70–72.
    5. 5)
      • White, J.C.: `A c.c.d. bandwidth compressor for airborne radar applications', 5th Int. conf. on charge-coupled-devices, 1979, Edinburgh, p. 328–332.
http://iet.metastore.ingenta.com/content/journals/10.1049/el_19810042
Loading

Related content

content/journals/10.1049/el_19810042
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address