Parallel controller utilising a programmable-logic-array structure

Access Full Text

Parallel controller utilising a programmable-logic-array structure

For access to this article, please select a purchase option:

Buy article PDF
£12.50
(plus tax if applicable)
Add to cart
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)
Add to cart

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
Electronics Letters — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

© The Institution of Electrical Engineers
Published

The principle behind a parallel system controller using the inherent parallelism in a programmable logic array is presented. A controller based on this method incorporates the speed of dedicated logic with the advantages of programmability.

Inspec keywords: parallel processing; logic circuits; cellular arrays

Other keywords: parallel processing; cellular arrays; logic circuits; parallel controller; programmable logic arrays

Subjects: Semiconductor storage; Logic and switching circuits; Mainframes and minicomputers

References

    1. 1)
      • Rose, C.W., Bradshaw, F.T.: `The LOGOS representation system', Case Western Reserve University Report, 1971.
    2. 2)
      • Riches, D.N.: `Digital system control in programmable structures', December 1976, Doctoral thesis, University college of Swansea.
    3. 3)
      • J.L. Peterson . Petri nets. Comput Surv (USA) , 223 - 252
    4. 4)
      • Dennis, J.B.: `Modular asynchronous control structures for a high performance processor', Record of project MAC conference on concurent systems and parallel computation, 1970, p. 55–80.
    5. 5)
      • D. Aspinall , E.L. Dagless , R.D. Dowsing . Design methods for digital systems including parallelism. IEE J. Electron. Circ & Syst , 49 - 56
http://iet.metastore.ingenta.com/content/journals/10.1049/el_19780348
Loading

Related content

content/journals/10.1049/el_19780348
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading