Parallel controller utilising a programmable-logic-array structure

Parallel controller utilising a programmable-logic-array structure

For access to this article, please select a purchase option:

Buy article PDF
(plus tax if applicable)
Buy Knowledge Pack
10 articles for $120.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Your details
Why are you recommending this title?
Select reason:
Electronics Letters — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

The principle behind a parallel system controller using the inherent parallelism in a programmable logic array is presented. A controller based on this method incorporates the speed of dedicated logic with the advantages of programmability.


    1. 1)
      • D. Aspinall , E.L. Dagless , R.D. Dowsing . Design methods for digital systems including parallelism. IEE J. Electron. Circ & Syst , 49 - 56
    2. 2)
      • J.L. Peterson . Petri nets. Comput Surv (USA) , 223 - 252
    3. 3)
      • Dennis, J.B.: `Modular asynchronous control structures for a high performance processor', Record of project MAC conference on concurent systems and parallel computation, 1970, p. 55–80.
    4. 4)
      • Rose, C.W., Bradshaw, F.T.: `The LOGOS representation system', Case Western Reserve University Report, 1971.
    5. 5)
      • Riches, D.N.: `Digital system control in programmable structures', December 1976, Doctoral thesis, University college of Swansea.

Related content

This is a required field
Please enter a valid email address