V-groove substrate fed logic

V-groove substrate fed logic

For access to this article, please select a purchase option:

Buy article PDF
(plus tax if applicable)
Buy Knowledge Pack
10 articles for $120.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Your details
Why are you recommending this title?
Select reason:
Electronics Letters — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

A new substrate fed logic structure is presented which makes use of V-groove silicon etching. Experimental results are presented for the devices. A speed-power product below 1 pJ was obtained despite the large area of the test structures and the use of conventional bipolar processing. Further improvement in performance is expected by optimising the process parameters.


    1. 1)
      • V. Blatt , L.W. Kennedy , P.S. Walsh , R.C.A. Ashford . Substrate fed logic-an improved form of injection logic. IEEE IEDM Tech. Dig. , 511 - 514
    2. 2)
      • V. Blatt , P.S. Walsh , L.W. Kennedy . Substrate fed logic. IEEE J. Solid-State Circuits , 336 - 342
    3. 3)
      • P.S. Walsh , G.W. Summerling . Schottky I2L (substrate fed logic)-an optimum form of I2L. IEEE J. Solid-State Circuits , 123 - 127
    4. 4)
      • H.H. Berger , S.F. Wiedmann . Terminal-oriented model for merged transistor logic (MTL). IEEE J. Solid-State Circuits , 211 - 217

Related content

This is a required field
Please enter a valid email address