For access to this article, please select a purchase option:
IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.
Your recommendation has been sent to your librarian.
An array circuit able to implement any logic system described by a Petri net is presented. It uses a request acknowledge asynchronous functioning mode and constitutes a simplification of a solution proposed by Patil previously.
Inspec keywords: cellular arrays; asynchronous sequential logic
Other keywords:
Subjects: Logic circuits; Digital storage; Sequential switching theory