An asynchronous logic array for the realisation of logic systems with concurrency

An asynchronous logic array for the realisation of logic systems with concurrency

For access to this article, please select a purchase option:

Buy article PDF
(plus tax if applicable)
Buy Knowledge Pack
10 articles for $120.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Your details
Why are you recommending this title?
Select reason:
Electronics Letters — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

An array circuit able to implement any logic system described by a Petri net is presented. It uses a request acknowledge asynchronous functioning mode and constitutes a simplification of a solution proposed by Patil previously.


    1. 1)
      • Cavarroc, J.C., Blanchard, M., Gillon, J.: `An approach to the modular design of industrial switching systems', IFAC symposium on discrete systems, October 1974, Riga, USSR.
    2. 2)
      • W.A. Clark . (1967) , Macromodular computer systems.
    3. 3)
      • Courvoisier, M.: `Etude des systèmes logiques de commande asynchrones à évolutions simultanées', 1974, Thèse d'Etat, , Toulouse.
    4. 4)
      • J.R. Jump . Asynchronous control arrays. IEEE Trans. , 10
    5. 5)
      • R.M. Keller . Towards a theory of universal speed independent modules. IEEE Trans. , 1
    6. 6)
      • D. Misunas . Petri nets and speed independent design. C.ACM , 8
    7. 7)
      • S.S. Patil , J.B. Dennis . The description and realization of digital systems. RAIRO
    8. 8)
      • Patil, S.S.: `An asynchronous logic array', 62, Technical memo, May 1975, Project MAC.

Related content

This is a required field
Please enter a valid email address