Your browser does not support JavaScript!
http://iet.metastore.ingenta.com
1887

Three-valued c.m.o.s. cycling gates

Three-valued c.m.o.s. cycling gates

For access to this article, please select a purchase option:

Buy article PDF
£12.50
(plus tax if applicable)
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
Electronics Letters — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

The design of three-valued cycling gates with c.m.o.s. integrated circuits is presented. Circuits for the cycling and the inverse cycling gates prove to be simpler than those previously reported.

References

    1. 1)
      • E.L. Post . Introduction to a general theory of elementary propositions. Am. J. Math. , 163 - 185
    2. 2)
      • J.L. Huertas , J.I. Acha , J.M. Carmona . Implementation of some ternary operations with CMOS integrated circuits. Electron. Lett. , 385 - 386
    3. 3)
      • Mouftah, H.T., Jordan, I.B.: `Integrated circuits for ternary logic', Proceedings of the international symposium on multivalued logic, May 1974, p. 285–302.
    4. 4)
      • A. Kaniel . Trilogic, a three-level logic system provides greater memory density. EDN , 80 - 83
http://iet.metastore.ingenta.com/content/journals/10.1049/el_19780025
Loading

Related content

content/journals/10.1049/el_19780025
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address