© The Institution of Electrical Engineers
A proposed a.c. digital watt/joule meter is described, which combines the principle of the well known dual-slope analogue-digital convertor with that of the sampling digital wattmeter to provide a system where multiplication, digitising, averaging and integration may be performed by using relatively few components.
References
-
-
1)
-
Turgel, R.S.: `Sampling techniques for electric power measurement', 870, NBS Technical Note, June 1975.
-
2)
-
R.B.D. Knight ,
J.R. Stockton
.
Development of the Chung and Bedrosian iterative digital cellular multiplier.
Electron. Lett.
,
182 -
183
-
3)
-
R.S. Turgel
.
Digital wattmeter using a sampling method.
IEEE Trans.
,
337 -
341
-
4)
-
Dix, C.H.: `Calculated performance of a sampling wattmeter', NPL DES memorandum 17, January 1975.
-
5)
-
W. Ritmanich ,
D. Langley ,
I. Wold
.
13-bit monolithic CMOS A/D converter.
Analog Dialogue
,
3 -
5
-
6)
-
D. Kress ,
R. Wagner
.
Monolithic sample-hold amplifiers.
Analog Dialogue
,
6 -
7
-
7)
-
A. Gookin
.
A faster integrating analog-to-digital converter.
Hewlett-Packard J.
-
8)
-
Ikeda, Y.: `An experimental investigation into the feasibility of a digital computing wattmeter', NPL DES memorandum 21, February 1976.
-
9)
-
J.D. Watson
.
A low cost precision A/D system.
Electron. Ind.
,
21 -
25
http://iet.metastore.ingenta.com/content/journals/10.1049/el_19770296
Related content
content/journals/10.1049/el_19770296
pub_keyword,iet_inspecKeyword,pub_concept
6
6