© The Institution of Electrical Engineers
The principle of operation of a neuristor line for input pulses having duration times longer than the refractory period of the line is presented. In this case, a series of neuristor pulses are generated and appear at the output of the line. The duration time of the generated pulse ‘package’ corresponds to the duration time of the input pulse, while the repetition frequency of pulses is proportional to the amplitude of the input pulse. Theoretical relations and practical verification of the circuit operation are described.
References
-
-
1)
-
C. Kulkarni-Kohli ,
R.W. Newcomb
.
An integrable MOS neuristor line.
Proc. IEEE
,
1630 -
1632
-
2)
-
Z. Czarnul ,
M. Bialko
.
Selected neuristor logic circuits using single neuristor line section.
Bull. Pol. Acad. Sci
-
3)
-
Z. Czarnul ,
M. Bialko ,
R.W. Newcomb
.
A neuristor-line pulse-train selector.
Electron. Lett.
,
205 -
206
-
4)
-
B.M. Wilamowski
.
A novel concept of neuristor logic.
Int. J. Electron.
,
659 -
663
-
5)
-
B.M. Wilamowski ,
Z. Czarnul ,
M. Bialko
.
Novel inductorless neuristor line.
Electron. Lett.
,
355 -
356
-
6)
-
H. Crane
.
Neuristor—a novel device and system concept.
Proc. IRE
,
2048 -
2060
http://iet.metastore.ingenta.com/content/journals/10.1049/el_19770182
Related content
content/journals/10.1049/el_19770182
pub_keyword,iet_inspecKeyword,pub_concept
6
6