Utilisation of a single inductorless neuristor line section as a voltage-to-frequency convertor

Utilisation of a single inductorless neuristor line section as a voltage-to-frequency convertor

For access to this article, please select a purchase option:

Buy article PDF
(plus tax if applicable)
Buy Knowledge Pack
10 articles for $120.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Your details
Why are you recommending this title?
Select reason:
Electronics Letters — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

The principle of operation of a neuristor line for input pulses having duration times longer than the refractory period of the line is presented. In this case, a series of neuristor pulses are generated and appear at the output of the line. The duration time of the generated pulse ‘package’ corresponds to the duration time of the input pulse, while the repetition frequency of pulses is proportional to the amplitude of the input pulse. Theoretical relations and practical verification of the circuit operation are described.


    1. 1)
      • H. Crane . Neuristor—a novel device and system concept. Proc. IRE , 2048 - 2060
    2. 2)
      • B.M. Wilamowski . A novel concept of neuristor logic. Int. J. Electron. , 659 - 663
    3. 3)
      • B.M. Wilamowski , Z. Czarnul , M. Bialko . Novel inductorless neuristor line. Electron. Lett. , 355 - 356
    4. 4)
      • Z. Czarnul , M. Bialko , R.W. Newcomb . A neuristor-line pulse-train selector. Electron. Lett. , 205 - 206
    5. 5)
      • Z. Czarnul , M. Bialko . Selected neuristor logic circuits using single neuristor line section. Bull. Pol. Acad. Sci
    6. 6)
      • C. Kulkarni-Kohli , R.W. Newcomb . An integrable MOS neuristor line. Proc. IEEE , 1630 - 1632

Related content

This is a required field
Please enter a valid email address