Minimal transfer c.c.d. structures

Minimal transfer c.c.d. structures

For access to this article, please select a purchase option:

Buy article PDF
(plus tax if applicable)
Buy Knowledge Pack
10 articles for $120.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Your details
Why are you recommending this title?
Select reason:
Electronics Letters — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

The letter introduces a new store structure, the double binary tree, which minimises the charge loss due to intercell transfers in charge-coupled-device stores. This structure offers a significant improvement over the series-parallel-series structure (currently in use) in this respect. Modification of a design parameter converts this structure to a shift register at one extreme and a random-access store at the other. Under some design constraints, a topologically efficient configuration is possible, but, with additional constraints, it is shown that the series-parallel-series structure remains optimal.


    1. 1)
      • M.G. Collet . The influence of bulk traps on the charge-transfer inefficiency of bulk charge-coupled devices. IEEE J. Solid-State Circuits , 156 - 159
    2. 2)
      • S.D. Rosenbaum . A 16384-bit high-density CCD memory. IEEE J. Solid-State Circuits , 33 - 40
    3. 3)
      • W.E. Tchan . 4096-bit serial decoded multiphase serial-parallel-serial CCD memory. IEEE J. Solid-State Circuits , 25 - 33
    4. 4)
      • (1973) , McMOS handbook.

Related content

This is a required field
Please enter a valid email address