Your browser does not support JavaScript!
http://iet.metastore.ingenta.com
1887

Nonuniform threshold voltage instabilities in p-channel silicon-gate m.o.s. transistors

Nonuniform threshold voltage instabilities in p-channel silicon-gate m.o.s. transistors

For access to this article, please select a purchase option:

Buy article PDF
£12.50
(plus tax if applicable)
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
Electronics Letters — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

To account for the changes in the Cgs/Vgs and Ids/Vgs characteristics of silicon-gate m.o.s. transistors after a period of b.t stress, a theoretical model is proposed in which charge trapped at the Si–SiO2 interface is distributed nonuniformly along the length of the channel.

References

    1. 1)
      • C.T. Sah . Characteristics of metal-oxide-semiconductor transistors. IEEE Trans. , 324 - 345
    2. 2)
      • S.R. Hofstein . Stabilisation of MOS devices. Solid-State Electron. , 657 - 670
    3. 3)
      • P.D. Lunsmann . Equivalent circuit for conductance of an m.o.s.f.e.t.. Electron. Lett. , 100 - 101
http://iet.metastore.ingenta.com/content/journals/10.1049/el_19750427
Loading

Related content

content/journals/10.1049/el_19750427
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address