© The Institution of Electrical Engineers
An experimental 64-bit m.o.s. associative memory has been developed from a limit-case design study. Speeds in excess of 50 MHz are reported at a cost per bit that could approach eight times that for a conventional m.o.s. dynamic r.a.m. The design of the basic associative memory cell is described.
References
-
-
1)
-
A.G. Hanlon
.
Content—addressable and associative memory systems: A survey.
IEEE Trans.
,
509 -
521
-
2)
-
A.B. Lindquist ,
R.R. Seeber ,
L.W. Comeau
.
A time-sharing system using an associative memory.
Proc. Inst. Elec. Electron. Eng.
,
1774 -
1779
-
3)
-
Aspinall, D., Kinnement, D.J., Edwards, D.B.G.: `An integrated associative memory matrix', Proceedings of the IFIP Congress, August 1968, Edinburgh, p. D86–D90.
-
4)
-
R.W. Ahrons
.
Superconductive associative memories.
RCA Rev.
,
325 -
354
-
5)
-
Bidwell, A.W., Pricer, W.D.: `A high speed associative memory', ISSC conference digest of technical papers, February 1967, p. 78–79.
-
6)
-
R. Igarashi ,
T. Yaita
.
An integrated m.o.s. transistor associative memory system with 100 nsec cycle time.
Proc. SJCC
,
499 -
506
-
7)
-
Herlein, R.F., Thompson, A.V.: `An integrated associative memory element', Proceedings of the ISSC conference digest of technical papers, February 1969, p. 42–43.
-
8)
-
M.E. Hoff
.
Designing an l.s.i. memory system that outperforms cores—economically.
Des. Electron.
,
33 -
44
-
9)
-
J.A. Randolph ,
L.C. Fulmer ,
W.C. Meilander
.
The coming of age of the associative processor.
Electronics
,
91 -
96
http://iet.metastore.ingenta.com/content/journals/10.1049/el_19720285
Related content
content/journals/10.1049/el_19720285
pub_keyword,iet_inspecKeyword,pub_concept
6
6