http://iet.metastore.ingenta.com
1887

Design for a high-speed m.o.s. associative memory

Design for a high-speed m.o.s. associative memory

For access to this article, please select a purchase option:

Buy article PDF
$19.95
(plus tax if applicable)
Buy Knowledge Pack
10 articles for $120.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
Electronics Letters — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

An experimental 64-bit m.o.s. associative memory has been developed from a limit-case design study. Speeds in excess of 50 MHz are reported at a cost per bit that could approach eight times that for a conventional m.o.s. dynamic r.a.m. The design of the basic associative memory cell is described.

References

    1. 1)
      • R.W. Ahrons . Superconductive associative memories. RCA Rev. , 325 - 354
    2. 2)
      • J.A. Randolph , L.C. Fulmer , W.C. Meilander . The coming of age of the associative processor. Electronics , 91 - 96
    3. 3)
      • A.B. Lindquist , R.R. Seeber , L.W. Comeau . A time-sharing system using an associative memory. Proc. Inst. Elec. Electron. Eng. , 1774 - 1779
    4. 4)
      • A.G. Hanlon . Content—addressable and associative memory systems: A survey. IEEE Trans. , 509 - 521
    5. 5)
      • Bidwell, A.W., Pricer, W.D.: `A high speed associative memory', ISSC conference digest of technical papers, February 1967, p. 78–79.
    6. 6)
      • Aspinall, D., Kinnement, D.J., Edwards, D.B.G.: `An integrated associative memory matrix', Proceedings of the IFIP Congress, August 1968, Edinburgh, p. D86–D90.
    7. 7)
      • R. Igarashi , T. Yaita . An integrated m.o.s. transistor associative memory system with 100 nsec cycle time. Proc. SJCC , 499 - 506
    8. 8)
      • Herlein, R.F., Thompson, A.V.: `An integrated associative memory element', Proceedings of the ISSC conference digest of technical papers, February 1969, p. 42–43.
    9. 9)
      • M.E. Hoff . Designing an l.s.i. memory system that outperforms cores—economically. Des. Electron. , 33 - 44
http://iet.metastore.ingenta.com/content/journals/10.1049/el_19720285
Loading

Related content

content/journals/10.1049/el_19720285
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address