Sensitivity performance of threshold-logic gates using Chow parameters

Sensitivity performance of threshold-logic gates using Chow parameters

For access to this article, please select a purchase option:

Buy article PDF
(plus tax if applicable)
Buy Knowledge Pack
10 articles for $120.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Your details
Why are you recommending this title?
Select reason:
Electronics Letters — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

Existing analyses of the sensitivity of threshold-logic gates to input voltage and component tolerances are, in general, complex. It is here shown that the sensitivity performance of practical gate realisations may be related very simply to the Chow parameters of the gate.


    1. 1)
      • P.M. Lewis . Practical guide to threshold logic. Electron. Des. , 66 - 88
    2. 2)
      • M.L. Dertouzos . (1965) Threshold logic: a synthesis approach, Research monograph 32.
    3. 3)
      • C.L. Sheng . (1969) , Threshold logic.
    4. 4)
      • P.E. Wood . A note on threshold device error analysis. IEEE Trans. , 403 - 405
    5. 5)
      • P.M. Lewis , C.L. Coates . Realization of logic functions by a network of threshold components of specified sensitivity. IEEE Trans. , 443 - 454
    6. 6)
      • D.R. Haring . A technique for improving the reliability of certain classes of threshold functions. IEEE Trans. , 997 - 998
    7. 7)
      • Amodei, J.J., Hampel, D., Mayhew, T.R., Winder, R.O.: `An integrated threshold gate', Digest of international solid-state circuits conference, 1967, New York, p. 114–115.

Related content

This is a required field
Please enter a valid email address