Sensitivity performance of threshold-logic gates using Chow parameters
Existing analyses of the sensitivity of threshold-logic gates to input voltage and component tolerances are, in general, complex. It is here shown that the sensitivity performance of practical gate realisations may be related very simply to the Chow parameters of the gate.