Your browser does not support JavaScript!
http://iet.metastore.ingenta.com
1887

Fast versatile binary comparator array

Fast versatile binary comparator array

For access to this article, please select a purchase option:

Buy article PDF
£12.50
(plus tax if applicable)
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
Electronics Letters — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

A 1-dimensional cascaded structure is normally employed with binary comparators operating in the parallel mode. An assignment of cell output states is proposed which enables a faster 2-dimensional array to be formed. An optional facility for detecting inputs of zero value may be simply incorporated in the design.

References

    1. 1)
      • F.C. Hennie . (1961) , Iterative arrays of logical circuits.
    2. 2)
      • D. Zissos , G.W. Copperwhite . (1968) , Logical design manual.
    3. 3)
      • Linford, J.: `Error detection and correction using exclusive-OR gates and parity trees', AN-496, Application note, , Motorola Semiconductor Products.
http://iet.metastore.ingenta.com/content/journals/10.1049/el_19710152
Loading

Related content

content/journals/10.1049/el_19710152
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address