Modelling of transistors for fast integrated logic circuits

Modelling of transistors for fast integrated logic circuits

For access to this article, please select a purchase option:

Buy article PDF
(plus tax if applicable)
Buy Knowledge Pack
10 articles for $120.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Your details
Why are you recommending this title?
Select reason:
Electronics Letters — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

A large-signal equivalent circuit is described based on a simplified analysis of the operation of a planar transistor. The extra stored charge in saturation and the d.c. characteristics are related to the geometry and impurity profile, and the results are used to define the value of the circuit elements.


    1. 1)
      • J.R.A. Beale , J.A.G. Slatter . The equivalent circuit of saturated transistors having lightly doped collectors. Solid-State Electron. , 241 - 252
    2. 2)
      • J.A. Pals , H.C. de Graaff . On the behaviour of the base-collector junction of a transistor at high collector current densities. Philips Res. Rep. , 53 - 69
    3. 3)
      • R.J. Whittier , D.A. Tremere . Current gain and cut-off frequency fall-off at high currents. IEEE Trans. , 39 - 57
    4. 4)
      • H.K. Gummel . A self-consistent iterative scheme for one-dimensional steady state transistor calculations. IEEE Trans. , 455 - 465
    5. 5)
      • C.B. Norris , J.F. Gibbons . Measurements of high-field carrier drift velocities in silicon by a time-of-flight technique. IEEE Trans. , 38 - 42

Related content

This is a required field
Please enter a valid email address