http://iet.metastore.ingenta.com
1887

Low-current operation of silicon planar transistors

Low-current operation of silicon planar transistors

For access to this article, please select a purchase option:

Buy article PDF
$19.95
(plus tax if applicable)
Buy Knowledge Pack
10 articles for $120.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
Electronics Letters — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

The characteristics of current gain and transconductance are discussed for silicon planar transistors for collector currents ranging from 10−11 to 10−3A, and it is shown that useful gain may be obtained at collector currents of 10−7A or lower. This information can be used to design d.c. amplifiers with very low standing input currents, or alternatively to design complex multitransistor equipments with very low (< 1mA) battery drain, permitting extended operation in unattended or remote situations.

References

    1. 1)
      • A.R. Owens , M.A. Perry . Low-current amplifier using silicon planar transistors. Proc. IEE
    2. 2)
      • Gibbons, , Horn, : `A circuit with logarithmic transfer response over 9 decades', International solid-state circuits conference, 1963, Philadelphia, USA.
http://iet.metastore.ingenta.com/content/journals/10.1049/el_19650222
Loading

Related content

content/journals/10.1049/el_19650222
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address