© The Institution of Engineering and Technology
This Letter proposes a single event double-upset (SEDU)-fully-tolerant latch, referred to as FBSET, mainly featuring four interlocked branch circuits implemented by stacking three PMOS and one NMOS transistors or three NMOS and one PMOS transistors to achieve low power dissipation. The latch exhibits up to 84.56% area-power-delay product saving compared with recently reported latches. Simulation results validate that the proposed latch is completely immune to SEDU.
References
-
-
1)
-
6. Yan, A., Ling, Y., Cui, J., et al: ‘Quadruple cross-coupled dual-interlocked-storage-cells-based multiple-node-upset-tolerant latch designs’, IEEE Trans. Circuits Syst. I Regul. Pap., 2020, 67, (3), pp. 879–890, doi: 10.1109/TCSI.2019.2959007.
-
2)
-
2. Ferlet-Cavrois, V., Massengill, L.W., Gouker, P.: ‘Single event transients in digital CMOS - A review’, IEEE Trans. Nucl. Sci., 2013, 60, (3), pp. 1767–1790, doi: 10.1109/TNS.2013.2255624.
-
3)
-
3. Hui, X., Yun, Z.: ‘Circuit and layout combination technique to enhance multiple nodes upset tolerance in latches’, IEICE Electron. Express, 2015, 12, (9), p. 20150286, doi: 10.1587/elex.12.20150286.
-
4)
-
1. Black, J.D., Dodd, P.E., Warren, K.M.: ‘Physics of multiple-node charge collection and impacts on single-event characterization and soft error rate prediction’, IEEE Trans. Nucl. Sci., 2013, 60, (3), pp. 1836–1851, doi: 10.1109/TNS.2013.2260357.
-
5)
-
4. Eftaxiopoulos, N., Axelos, N., Pekmestzi, K.: ‘DIRT latch: A novel low cost double node upset tolerant latch’, IEEE Microelectron. Reliab., 2017, 68, pp. 57–68, doi: 10.1016/j.microrel.2016.11.006.
-
6)
-
5. Eftaxiopoulos, N., Axelos, N., Zervakis, G., et al: ‘Delta DICE: A double node upset resilient latch’, Midwest Symp. Circuits Syst., 2015, 2015, pp. 1–4, doi: 10.1109/MWSCAS.2015.7282145.
-
7)
-
8. Katsarou, K., Tsiatouhas, Y.: ‘Soft error interception latch: double node charge sharing SEU tolerant design’, Electron. Lett., 2015, 51, (4), pp. 330–332, doi: 10.1049/el.2014.4374.
-
8)
-
7. Cha, H., Patel, J.H.: ‘Logic-level model for α-particle hits in CMOS circuits’. Proc. - IEEE Int. Conf. on Computer Design: VLSI in Computers and Processors, Cambridge, MA, USA, 1993, pp. 538–542, doi: 10.1109/iccd.1993.393319.
http://iet.metastore.ingenta.com/content/journals/10.1049/el.2020.1823
Related content
content/journals/10.1049/el.2020.1823
pub_keyword,iet_inspecKeyword,pub_concept
6
6