Your browser does not support JavaScript!
http://iet.metastore.ingenta.com
1887

access icon free High-performance and single event double-upset-immune latch design

This Letter proposes a single event double-upset (SEDU)-fully-tolerant latch, referred to as FBSET, mainly featuring four interlocked branch circuits implemented by stacking three PMOS and one NMOS transistors or three NMOS and one PMOS transistors to achieve low power dissipation. The latch exhibits up to 84.56% area-power-delay product saving compared with recently reported latches. Simulation results validate that the proposed latch is completely immune to SEDU.

References

    1. 1)
    2. 2)
    3. 3)
    4. 4)
    5. 5)
    6. 6)
    7. 7)
    8. 8)
http://iet.metastore.ingenta.com/content/journals/10.1049/el.2020.1823
Loading

Related content

content/journals/10.1049/el.2020.1823
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address