access icon free Multi-touch detector architecture based on efficient buffering of intensities and labels

© The Institution of Engineering and Technology
Received 19/03/2020, Published 13/05/2020
Errata or comment

This Letter presents a multi-touch detector architecture incorporating an efficient buffering scheme. Most of the power consumption in a detector is originated from the intensive use of buffers that necessitate dual-port memories. To alleviate the silicon area and the power consumption, the author scrutinises and manipulates the pattern of requests made to the buffers. More specifically, two consecutive requests are rescheduled to be processed at once, and the buffers and the surrounding circuits are modified accordingly. As a result, only one request is made to a buffer at a time, and the dual-port memories are substituted with the single-port counterparts. Implementation results demonstrate that the proposed architecture can diminish the silicon area by 36% and the power consumption by 17% compared with the state-of-the-art one.

Inspec keywords: power consumption; tactile sensors; buffer storage; SRAM chips; low-power electronics

Other keywords: power consumption; silicon area; buffering scheme; dual-port memories; consecutive requests; multitouch detector architecture

Subjects: Sensing devices and transducers; Memory circuits; Electrical/electronic equipment (energy utilisation)

References

    1. 1)
      • 3. Spagnolo, F., Perri, S., Frustaci, F., et al: ‘Connected component analysis for traffic sign recognition embedded processing systems’. IEEE Int. Conf. Electronics Circuits Systems, Bordeaux, France, December 2018, pp. 749–752.
    2. 2)
      • 5. Kong, B.Y., Lee, J., Park, I.-C.: ‘A low-latency multi-touch detector based on concurrent processing of redesigned overlap split and connected component analysis’, IEEE Trans. Circuits Syst. I, Regul. Pap., 2020, 67, (1), pp. 166–176.
    3. 3)
    4. 4)
      • 4. Malik, A.W., Thörnberg, B., Cheng, X., et al: ‘Real-time component labelling with centre of gravity calculation on FPGA’. Int. Conf. Systems, Dordrecht, The Netherlands, January 2011, pp. 39–43.
    5. 5)
      • 2. Ma, N., Bailey, D.G., Johnston, C.T.: ‘Optimised single pass connected components analysis’. Int. Conf. Field-Programmable Technology, Taipei, Taiwan, December 2008, pp. 185–192.
http://iet.metastore.ingenta.com/content/journals/10.1049/el.2020.0884
Loading

Related content

content/journals/10.1049/el.2020.0884
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
Correspondence
This article has following corresponding article(s):
in brief