© The Institution of Engineering and Technology
A background calibration technique is proposed to correct bit weights in pipelined-successive-approximation-register (SAR) analogue-to-digital converters (ADCs). By splitting the second stage, the input signal interference is mostly removed, thereby greatly enhancing the convergence speed of the algorithm. Besides, the dither signal assists to eliminate mismatch issues between the partially split ADCs, thus relaxing the analogue overheads. According to the simulation, after calibration, the spurious-free-dynamic-range and signal-to-noise-and-distortion-ratio are improved from 53.2 to 88.2 dB and 49.5 to 75.2 dB, respectively. The calibration algorithm converges with about only 600 K samples.
References
-
-
1)
-
4. Wang, P., Sun, J., Wu, J.: ‘Dither-based background calibration of capacitor mismatches and gain error in pipelined noise shaping successive approximation register ADCs’, Electron. Lett., 2019, 55, (18), pp. 984–986 (doi: 10.1049/el.2019.0872).
-
2)
-
1. Shen, C.: ‘Background bit-weight calibration in pipelined successive approximation register ADC’, Electron. Lett., 2020, 56, (1), pp. 15–17 (doi: 10.1049/el.2019.2636).
-
3)
-
4. McNeill, J., Coln, M.C.W., Larivee, B.J., et al: ‘’Split ADC’ architecture for deterministic digital background calibration of a 16-bit 1-MS/s ADC’, IEEE J. Solid-State Circuits, 2005, 40, (12), pp. 2437–2445 (doi: 10.1109/JSSC.2005.856291).
-
4)
-
5. Zhang, M., Noh, K., Fan, X., et al: ‘A 0.8–1.2 V 10-50 MS/s 13-bit subranging pipelined-SAR ADC using a temperature-insensitive time-based amplifier’, IEEE J. Solid-State Circuits, 2017, 52, (11), pp. 2991–3005 (doi: 10.1109/JSSC.2017.2742523).
-
5)
-
4. Zhou, Y., Xu, B., Chiu, Y.: ‘A 12 bit 160 MS/s two-step SAR ADC with background bit-weight calibration using a time-domain proximity detector’, IEEE J. Solid-State Circuits, 2015, 50, (4), pp. 920–931 (doi: 10.1109/JSSC.2014.2384025).
-
6)
-
1. Liu, W., Huang, P., Chiu, Y.: ‘A 12 bit, 45 MS/s, 3 mW redundant successive-approximation-register analog-to-digital converter with digital calibration’, IEEE J. Solid-State Circuits, 2011, 46, (11), pp. 2661–2672 (doi: 10.1109/JSSC.2011.2163556).
http://iet.metastore.ingenta.com/content/journals/10.1049/el.2020.0579
Related content
content/journals/10.1049/el.2020.0579
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Correspondence
This article has following corresponding article(s):
in brief
Dither-based calibration of bit weights in pipelined-SAR ADCs with fast convergence speed using partially split structure