access icon free Fast and exact multiple-input unary-to-binary multiplier with variable precision for stochastic computing

Stochastic computing offers an area-efficient solution for power-greedy computations in error-resilient applications such as image processing. However, stochastic computing produces only approximated results and suffers from long latency especially for multiplication. The authors present a multiplier design technique for stochastic computing which guarantees exact output and has latency in the order of 2 N (N = input precision), utilising the counter for unary-to-binary conversion. Compared to state-of-the-art deterministic methods the proposed design is faster by a factor of 2 N . Besides, the area of proposed design scales up in proportion to N instead of N 2, as opposed to conventional binary multipliers. The design technique can be further extended for multiple inputs and parallel computing, Extensive mathematical analysis and simulation results are presented for each variation throughout this Letter.

Inspec keywords: mathematical analysis; multiplying circuits; logic design; greedy algorithms

Other keywords: unary-to-binary conversion; mathematical analysis; stochastic computing; multiplier design technique; variable precision; parallel computing; exact multiple-input unary-to-binary multiplier; area-efficient solution; image processing; error-resilient applications; fast multiple-input unary-to-binary multiplier; power-greedy computations; deterministic methods; conventional binary multipliers

Subjects: Logic and switching circuits; Logic design methods; Mathematical analysis; Mathematical analysis; Optimisation techniques; Optimisation techniques; Logic circuits; Digital circuit design, modelling and testing

References

    1. 1)
    2. 2)
    3. 3)
    4. 4)
      • 8. Swee, K.L.S., Hiung, L.H.: ‘Performance comparison review of 32-bit multiplier designs’. 2012 4th Int. Conf. on Intelligent and Advanced Systems (ICIAS2012), Kuala Lumpur, Malaysia, June 2012, pp. 836841, doi: 10.1109/ICIAS.2012.6306130.
    5. 5)
    6. 6)
    7. 7)
      • 2. Alaghi, A., Li, C., Hayes, J.P.: ‘Stochastic circuits for real-time image-processing applications’. 2013 50th ACM/EDAC/IEEE Design Automation Conf. (DAC), Austin, TX, USA, June 2013, pp. 16, doi: 10.1145/2463209.2488901.
    8. 8)
http://iet.metastore.ingenta.com/content/journals/10.1049/el.2020.0206
Loading

Related content

content/journals/10.1049/el.2020.0206
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
Correspondence
This article has following corresponding article(s):
in brief