http://iet.metastore.ingenta.com
1887

Low-cost robust anti-removal logic for protecting functionally obfuscated DSP core against removal attack

Low-cost robust anti-removal logic for protecting functionally obfuscated DSP core against removal attack

For access to this article, please select a purchase option:

Buy article PDF
$19.95
(plus tax if applicable)
Buy Knowledge Pack
10 articles for $120.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
Electronics Letters — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

Digital signal processing (DSP) cores (kernels) are key components of modern consumer electronics devices. However, protection of DSP kernels is very crucial considering its vulnerability to hardware threats such as reverse engineering (RE). Functional obfuscation is one of the security mechanisms which provide protection against RE. However, functional obfuscation logic is in itself vulnerable to removal attack. This Letter presents a novel anti-removal logic (ARL) unit which ensures protection against the removal attack on functional obfuscation logic. Further, the ARL unit is itself safeguarded against removal attack by incorporating design architecture customisation and camouflaging. Designer can customise and camouflage the internal gate structure network of the ARL blocks post-synthesis (post-mapping and fitting). The proposed ARL unit integrated with functionally obfuscated DSP design, yielded lightweight and highly secured solution against removal attack when compared to an existing approach. The proposed approach reported on an average 42.57% reduction in gate count and on an average 66.67% enhancement in security compared to a recent existing approach.

http://iet.metastore.ingenta.com/content/journals/10.1049/el.2018.7872
Loading

Related content

content/journals/10.1049/el.2018.7872
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
Correspondence
This article has following corresponding article(s):
In brief
This is a required field
Please enter a valid email address