Low-power, high-speed output buffer with shared-TIA for ultra-large IRFPAs

Low-power, high-speed output buffer with shared-TIA for ultra-large IRFPAs

For access to this article, please select a purchase option:

Buy article PDF
(plus tax if applicable)
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Your details
Why are you recommending this title?
Select reason:
Electronics Letters — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

In this Letter, a low-power, high-speed output buffer for ultra-large infrared focal plane arrays (IRFPAs) is proposed. This buffer adopts a shared trans-impedance amplifier structure, which reduces parasitic resistance and capacitance of column-level bus. A 1280 × 1024 array readout integrated circuit with 20 MHz output frequency is designed for cooled infrared detector using this novel structure. The chip has been realised with 0.35 μm 1P4M CMOS process and power consumption of the proposed single output buffer is 3.83 mW. Though the presented circuit has been designed for this design, it shows great potential to be employed in most ultra-large readout integrated circuits.

Related content

This is a required field
Please enter a valid email address