Your browser does not support JavaScript!

Partial TMR method for on-orbit processors based on PageRank algorithm

Partial TMR method for on-orbit processors based on PageRank algorithm

For access to this article, please select a purchase option:

Buy article PDF
(plus tax if applicable)
Buy Knowledge Pack
10 articles for $120.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Your details
Why are you recommending this title?
Select reason:
Electronics Letters — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

On-orbit processors generally require reinforcement due to the harsh space radiation environment. Although the traditional full triple modular redundancy (TMR) method can effectively reinforce circuits, it requires excessive physical footprints and energy consumptions. To address this problem, this Letter proposes a general partial TMR method that can effectively reinforce a circuit. The method is based on the PageRank algorithm for sorting the importance of the triggers in a circuit, and the mean time between failure based on the dual logic cone model is used as the criterion to determine triggers that require redundancy under the partial TMR method. The arithmetic module of an optical image processing platform is tested to verify the effectiveness of the partial TMR method proposed in this Letter.

Related content

This is a required field
Please enter a valid email address