http://iet.metastore.ingenta.com
1887

Partial row address prefetch and auto-activate using precharge command for high density DRAM

Partial row address prefetch and auto-activate using precharge command for high density DRAM

For access to this article, please select a purchase option:

Buy eFirst article PDF
£12.50
(plus tax if applicable)
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
Electronics Letters — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

Dynamic RAM (DRAM) is mainly used as the main memory. As the DRAM density increases, the address bus width required for a DRAM device is also increased. However, in a high-speed DRAM interface, as the address bus becomes wider, not only the routing area and power consumption increase but also the timing margin to maintain signal integrity also decreases. Furthermore, without increasing the address bus pins, row addressing may need multiple cycles, which will lead to significant performance degradation. In this Letter, the authors propose a novel row addressing scheme to issue single-cycle row addressing without extra address bus pins for high-density DRAM devices. The proposed scheme prefetches a part of the target row address for the next activate command using unused address bus of a precharge command. The proposed scheme also enables an auto-activate operation which activates automatically after precharge without explicitly issuing an activate command. As a result, the proposed row addressing scheme reduces the performance degradation due to multi-cycle row addressing and the power consumption on the memory bus due to explicit activate command.

http://iet.metastore.ingenta.com/content/journals/10.1049/el.2018.7108
Loading

Related content

content/journals/10.1049/el.2018.7108
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address