access icon free Vertically symmetric broadband lumped element CMOS directional coupler

A vertically symmetric lumped element directional coupler (VSLEDC) providing broadband characteristics is proposed. In simulations, the proposed VSLEDC showed a 43.8% broader bandwidth than a horizontally and vertically symmetric lumped element directional coupler under similar design conditions for the same insertion loss. The proposed coupler was implemented in a Global Foundry 130 nm CMOS technology. The overall chip size was 1300 µm × 850 µm. The coupling was designed to be −10 dB at 1 GHz. The S-parameter measurements showed an absolute bandwidth and a fractional bandwidth of 141.1 MHz and 14.11%, respectively. Within the bandwidth, the insertion loss was 1.6‒1.8 dB.

Inspec keywords: CMOS integrated circuits; S-parameters; directional couplers; lumped parameter networks; UHF couplers; UHF integrated circuits

Other keywords: lumped element CMOS directional coupler; S-parameter measurements; design conditions; loss 1.6 dB to 1.8 dB; insertion loss; bandwidth 141.1 MHz; size 130.0 nm; VSLEDC; vertically symmetric broadband lumped element CMOS directional coupler; Global Foundry CMOS technology; frequency 1.0 GHz; horizontally symmetric lumped element directional coupler; broadband characteristics

Subjects: CMOS integrated circuits; Waveguide and microwave transmission line components; Microwave integrated circuits

References

    1. 1)
    2. 2)
      • 5. Pozar, D.M.: ‘Microwave Engineering’ (Addison-Wesley, Boston, MA, USA, 1990).
    3. 3)
    4. 4)
    5. 5)
      • 4. Bahl, I.: ‘Lumped elements for RF and microwave circuits’ (Artech House, Norwell, MA, USA, 2003).
http://iet.metastore.ingenta.com/content/journals/10.1049/el.2018.6923
Loading

Related content

content/journals/10.1049/el.2018.6923
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading