© The Institution of Engineering and Technology
This Letter presents a method of predicting the phase noise limits of static frequency dividers. The proposed phase noise model for free-running and injection-locked modes is based on the circuit parameters only. The model provides an intuitive comprehension of the phase noise behaviour of static frequency dividers and is proved to be useful in primary hand calculations. The method was verified against measurement results of a static frequency divider-by-two, operated at 77 GHz and fabricated in a SiGe process.
References
-
-
1)
-
3. Finocchiaro, S., Palmisano, G., Salerno, R., et al: ‘Design of bipolar RF ring oscillators’. Proc. IEEE Int. Conf. on Electronics, Circuits and Systems, Pafos, Cyprus, September 1999, vol. 1, pp. 5–8.
-
2)
-
6. Zhao, D., Reynayert, P.: ‘CMOS 60-GHz and E-band power amplifiers and transmitters’ (Springer International Publishing, Cham, Switzerland, 2015).
-
3)
-
8. Rubiola, E.: ‘Phase noise and frequency stability in oscillators’ (Cambridge University Press, Cambridge, UK, 2008).
-
4)
-
1. Ergintav, A., Herzel, F., Borngraeber, J., et al: ‘Low power and low-noise programmable frequency dividers in a 130 nm SiGe BiCMOS technology’. 15th IEEE Int. New Circuits and Systems Conf., Strasbourg, France, June 2017, pp. 105–108.
-
5)
-
4. Razavi, B.: ‘A study of injection locking and pulling in oscillators’, J. Solid-State Circuits, 2004, 36, (9), pp. 1415–1424 (doi: 10.1109/JSSC.2004.831608).
-
6)
-
5. Dyskin, A., Kallfass, I.: ‘Analytical approach for SiGe HBT static frequency divider design for millimeter-wave frequency operation’, Trans. Microw. Theory Technol., 2018, 66, (3), pp. 1411–1417 (doi: 10.1109/TMTT.2017.2775244).
-
7)
-
7. Razavi, B.: ‘A study of phase noise in CMOS oscillators’, IEEE J. Solid-State Circuits, 1996, 31, (3), pp. 331–343 (doi: 10.1109/4.494195).
-
8)
-
2. Decanis, U., Ghilioni, A., Monaco, E., et al: ‘A low-noise quadrature VCO based on magnetically coupled resonators and a wideband frequency divider at millimeter waves’, J. Solid-State Circuits, 2011, 46, (12), pp. 2943–2955 (doi: 10.1109/JSSC.2011.2162468).
http://iet.metastore.ingenta.com/content/journals/10.1049/el.2018.6498
Related content
content/journals/10.1049/el.2018.6498
pub_keyword,iet_inspecKeyword,pub_concept
6
6