© The Institution of Engineering and Technology
In this Letter, a new error-resilient router design for network-on-chips (NoCs) is proposed to effectively address various transient errors considering power efficiency and implementation complexity. To cope with the most probable error conditions, a selective error correction code (ECC) is embraced in router design, which combines an optimised double-bit error-correcting Bose–Chaudhuri–Hocquenghem (BCH) code and a single-bit error-correcting Hamming code. To reduce the inherent delay overhead of the BCH code, the parallel BCH coding scheme is designed and implemented into the proposed router. Furthermore, the associated ECC controller is designed for switching into an appropriate ECC mode without an additional delay at runtime. The proposed router is synthesised using 28 nm CMOS technology. Experimental results with a variety of common error conditions show that the proposed method improves the average latency by up to 13.8% and achieves up to 11.5% power reduction with the area increase of 5.7%, when compared to the conventional error correction scheme.
References
-
-
1)
-
1. Benini, L., De Micheli, G.: ‘Network on chips: a new SoC paradigm’, IEEE Comput. Soc., 2002, 35, (1), pp. 70–78 (doi: 10.1109/2.976921).
-
2)
-
3. Li, C., Yoo, J.C., Han, T.H.: ‘Energy-efficient custom topology generation for link-failure-aware network-on-chip in voltage-frequency island regime’, J. Semicond. Technol. Sci., 2016, 16, (6), pp. 832–841 (doi: 10.5573/JSTS.2016.16.6.832).
-
3)
-
4. Fu, B., Ampadu, P.: ‘On hamming product codes with type-II hybrid ARQ for on-chip interconnects’, Trans. Circuits Syst. I, Regul. Pap., 2009, 56, (9), pp. 2042–2054 (doi: 10.1109/TCSI.2009.2026679).
-
4)
-
5. Rossi, D., Angelini, P., Metra, C.: ‘Configurable error control scheme for NoC signal integrity’. IEEE Int. On-Line Testing Symp., Crete, Greece, July 2007.
-
5)
-
6. Salem, A.-A., Ghany, M., Hofmann, K.: ‘Performability measurement of coding algorithms for network on chip’. IEEE Int. Conf. on Electronics, Circuits, and Systems, Abu Dhabi, UAE, December 2013, pp. 691–694.
-
6)
-
2. Fick, D., DeOrio, A., Chen, G., et al: ‘A highly resilient routing algorithm for fault-tolerant NoCs’. Design Automation & Test in Europe Conf. & Exhibition, Nice, France, June 2009, pp. 21–26.
http://iet.metastore.ingenta.com/content/journals/10.1049/el.2018.5389
Related content
content/journals/10.1049/el.2018.5389
pub_keyword,iet_inspecKeyword,pub_concept
6
6