Power-efficient error-resilient network-on-chip router using selective error correction code scheme

Power-efficient error-resilient network-on-chip router using selective error correction code scheme

For access to this article, please select a purchase option:

Buy article PDF
(plus tax if applicable)
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Your details
Why are you recommending this title?
Select reason:
Electronics Letters — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

In this Letter, a new error-resilient router design for network-on-chips (NoCs) is proposed to effectively address various transient errors considering power efficiency and implementation complexity. To cope with the most probable error conditions, a selective error correction code (ECC) is embraced in router design, which combines an optimised double-bit error-correcting Bose–Chaudhuri–Hocquenghem (BCH) code and a single-bit error-correcting Hamming code. To reduce the inherent delay overhead of the BCH code, the parallel BCH coding scheme is designed and implemented into the proposed router. Furthermore, the associated ECC controller is designed for switching into an appropriate ECC mode without an additional delay at runtime. The proposed router is synthesised using 28 nm CMOS technology. Experimental results with a variety of common error conditions show that the proposed method improves the average latency by up to 13.8% and achieves up to 11.5% power reduction with the area increase of 5.7%, when compared to the conventional error correction scheme.


    1. 1)
    2. 2)
      • 2. Fick, D., DeOrio, A., Chen, G., et al: ‘A highly resilient routing algorithm for fault-tolerant NoCs’. Design Automation & Test in Europe Conf. & Exhibition, Nice, France, June 2009, pp. 2126.
    3. 3)
    4. 4)
    5. 5)
      • 5. Rossi, D., Angelini, P., Metra, C.: ‘Configurable error control scheme for NoC signal integrity’. IEEE Int. On-Line Testing Symp., Crete, Greece, July 2007.
    6. 6)
      • 6. Salem, A.-A., Ghany, M., Hofmann, K.: ‘Performability measurement of coding algorithms for network on chip’. IEEE Int. Conf. on Electronics, Circuits, and Systems, Abu Dhabi, UAE, December 2013, pp. 691694.

Related content

This is a required field
Please enter a valid email address